research
∙
11/22/2020
Third ArchEdge Workshop: Exploring the Design Space of Efficient Deep Neural Networks
This paper gives an overview of our ongoing work on the design space exp...
share
research
∙
11/08/2020
Towards Latency-aware DNN Optimization with GPU Runtime Analysis and Tail Effect Elimination
Despite the superb performance of State-Of-The-Art (SOTA) DNNs, the incr...
research
∙
07/01/2019
Single-Path Mobile AutoML: Efficient ConvNet Design and NAS Hyperparameter Optimization
Can we reduce the search cost of Neural Architecture Search (NAS) from d...
research
∙
05/10/2019
Single-Path NAS: Device-Aware Efficient ConvNet Design
Can we automatically design a Convolutional Network (ConvNet) with the h...
research
∙
04/05/2019
Single-Path NAS: Designing Hardware-Efficient ConvNets in less than 4 Hours
Can we automatically design a Convolutional Network (ConvNet) with the h...
research
∙
09/14/2018
Hardware-Aware Machine Learning: Modeling and Optimization
Recent breakthroughs in Deep Learning (DL) applications have made DL mod...
research
∙
08/05/2018
Designing Adaptive Neural Networks for Energy-Constrained Image Classification
As convolutional neural networks (CNNs) enable state-of-the-art computer...
research
∙
10/15/2017
