research
∙
07/06/2023
TL-nvSRAM-CIM: Ultra-High-Density Three-Level ReRAM-Assisted Computing-in-nvSRAM with DC-Power Free Restore and Ternary MAC Operations
Accommodating all the weights on-chip for large-scale NNs remains a grea...
share
research
∙
11/23/2022
A 65nm 8b-Activation 8b-Weight SRAM-Based Charge-Domain Computing-in-Memory Macro Using A Fully-Parallel Analog Adder Network and A Single-ADC Interface
Performing data-intensive tasks in the von Neumann architecture is chall...
research
∙
08/18/2022
GRAPHIC: GatheR-And-Process in Highly parallel with In-SSD Compression Architecture in Very Large-Scale Graph
Graph convolutional network (GCN), an emerging algorithm for graph compu...
research
∙
06/16/2022
ALL-MASK: A Reconfigurable Logic Locking Method for Multicore Architecture with Sequential-Instruction-Oriented Key
Intellectual property (IP) piracy has become a non-negligible problem as...
research
∙
06/01/2022
YOLoC: DeploY Large-Scale Neural Network by ROM-based Computing-in-Memory using ResiduaL Branch on a Chip
Computing-in-memory (CiM) is a promising technique to achieve high energ...
research
∙
05/23/2022
FAST: A Fully-Concurrent Access Technique to All SRAM Rows for Enhanced Speed and Energy Efficiency in Data-Intensive Applications
Compute-in-memory (CiM) is a promising approach to improving the computi...
research
∙
05/10/2021
UGRec: Modeling Directed and Undirected Relations for Recommendation
Recommender systems, which merely leverage user-item interactions for us...
research
∙
10/13/2020
